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Abstract: Subdividing stator winding is a way to lower the DC link voltage value in electric drives and
reduce the stress on motor insulation. Coupled windings sharing the same stator teeth are modelled
in order to evaluate the link between voltages disparities and current ripple. This paper provides an
assessment of current ripple rise in the subdivided windings compared to ordinary topologies through
the use of a basic inductive model. A method for PWM-Induced current ripple and high-frequency
loss estimation based on admittance measurements is developed and experimentally validated.
The use of this subdivided structure does not induce more than a 10% rise of the PWM-induced
current ripple compared to a standard winding structure.
Keywords: electric drives; winding configuration; modelling; pulse width modulation; current ripple;
high-frequency losses
1. Introduction
Sizing of electrical powertrains in transportation applications must deal with severe size and
mass constraints [1]. Increasing the switching frequency appears to be a solution to improve power
integration as it permits smaller passive components [2]. The high slew rate of GaN or SiC-based
switches enables the high switching frequencies required although a trade-off between low switching
losses and high electromagnetic interferences must be considered [3,4]. In electric drive applications,
high dv/dt rates may cause insulation degradation [5,6] and bearing wear [7] leading to a shorter
lifetime. Traction chains in electric vehicles (EV) are supplied by a DC bus usually operating in a
voltage range of between 300 V and 600 V [1]. DC-link voltage reduction can be investigated to
reduce insulation stress and the cost of DC-bus capacitors [8]. Reconfiguration of windings can
extend the rated power or the speed range for a given DC-link voltage value [9,10]. Such a change in
motor windings may also improve fault tolerance [11,12].Using a drive DC voltage of under 60 V is
recognised by international safety certifications (such as CE mark) as reducing the potential danger
to the equipment user. It also allows the use of topologies as proposed by [13], to take advantage of
highly parallel configurations of battery cells. The approach of this paper is to explore a new winding
configuration that allows electric drive motors to operate at low DC voltage without impacting their
electromagnetic design. This concept is related to a recent patent [14]. Based on this, the powertrain
supply subdivision enables use of a low DC bus voltage and improve the resiliency of the system as a
whole. Multiphase drives are also a way to improve the rated power or the torque quality [15,16] for
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given conductors and phase voltage. Fault tolerance is also an advantage of multiphasing [17]. Several
multiphase topologies are detailed in [18]. The proposed topology extends multiphasing concepts
beyond classical winding reconfiguration and draws on fractionation granularity at turn level. To start
with, this paper examines electrical consequences of a stator coil subdivision by two and proposes a
method to estimate current ripple and power losses in such highly coupled systems.
The proposed topology is based on stator windings subdivision. The basic principle is to
deconstruct the initial motor windings in n subdivided windings supplied by n individual and
independent inverters instead of one; hence, the machine coil as well as the copper design remains
unchanged. However the global electric drive is highly modified, leading to low voltage supply and
a high degree of freedom. A high voltage designed machine is taken as an example. Each machine
armature winding is divided by n and all subdivided windings are independently controlled so that
one phase is broken down in n modules. As an example, one phase of a three-phase machine is
subdivided by three as presented in Figure 1. Winding A1 visible in Figure 1a is divided as shown
in Figure 1b. The resulting windings A11, A12 and A13 are wound around the same stator tooth
symbolised by dotted lines in Figure 2. Only the supply of the subdivided windings is modified
compared to the standard machine. The motor magnetic core remains unchanged from its initial
design. The power supplies of the subdivided windings are parallelized and fed by the same DC bus.
The DC-link voltage is hence divided by three compared to the ordinary case (Figure 2a). Thus, a high
voltage designed machine normally fed by a high voltage inverter is turned into a low voltage drive
combining a low voltage highly subdivided machine and a fractioned inverter. The motor insulation
stress is therefore reduced by n and also the dv/dt switching slew rate is much even distributed along
the subdivided core avoiding a classic voltage over stress at the coil end turns [19]. The benefit is
obviously a significant increase in lifetime since insulating ageing is a key factor in motor failures [20].
In addition, the derived drive has new degrees of freedom. Nevertheless, many of them have to
be strictly managed in order to precisely control the various currents in the sub-coils located in the
same armature slot. These currents are closely linked by a strong magnetic coupling. To avoid any
significant current ripple, it is mandatory to ascertain to what extent the sub-coils applied voltages may
differ. Taking into account the fact that the self-inductance of each subdivided winding is reduced, the
present work carefully assesses the current ripple rise induced by the inevitable voltages discrepancies.
The aim of this paper is to investigate the range value of the new architecture degrees of freedom in
order to determine whether this range is relevant to the actual technological capability. This addresses
the key feasibility issue of implementing this concept.
(a) (b)
Figure 1. 3-phase, 4 teeth per phase machine fractionation by n = 3: (a) Ordinary case,
(b) Subdivided case.
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(a) (b)
Figure 2. Phase A supply system subdivision by n = 3. (a) Ordinary case, (b) Subdivided case.
This paper focuses on a single tooth of the first phase. The initial coil wound around this tooth
is divided into two individual sub-coils (Figure 3). Each subdivided coil obtained is supplied by its
own inverter (Figure 2b). The study focuses on one switching period, which is the relevant temporal
scale for this highly magnetically coupled coils. As winding subdivision is not common, models
have to be built in order to evaluate the current ripple. Finding analytical solutions in study of Pulse
Width Modulation (PWM) effects on current ripple is interesting as a finite elements analysis model
would require large computing time [21]. Conversely, designing an analytical formulation requires
low computing effort and permits rapid calculation and the ability to derive the main whys and
wherefores. This latter approach is therefore used in this study. However, laminated steel behaviour at
high switching frequencies is not completely understood, particularly in this context where the various
coils voltages stimulate the leakage inductance of sub-windings at frequencies where magnetic field
is no longer penetrating materials. A new method is therefore proposed in order to estimate current
ripples in windings under PWM voltage stimuli.
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Figure 4. Link between two inductive models
(a) Ordinary case, (b) Subdivided case.
windings, a symmetrical model is considered (L ≈ L1 ≈ L2). Coupled circuit described in Figure 4b115
leads to :116 u1
u2
 =
 L kL
kL L
 · ddt
i1
i2
 (2)
where k is the coupling factor between two windings. This system relates voltages to current slope as:117
d
dt
i1
i2
 = 1
(1− k2)L ·
 1 −k
−k 1
 ·
u1
u2
 (3)
This model suggests the relationship between a classical winding configuration (Figure 4a) and a118
fractioned combination (Figure 4b) excited by two identical voltages (u1 = u2):119
u0 = L0 · di0dt and (u1 + u2) = L(1+ k) ·
d(i1 + i2)
dt
(4)
From power electronics point of view, u0 = (u1 + u2) because a subdivided winding requires half120
initial voltage (Figure 2) and from machiner point of view, Ampere-turns are kept constant using121
i1 = i2 = i0 as total number of coil turns remains constant (Figure 3). Applied to (4), this leads to122
L0 = 2 · L · (1+ k) (5)
This relation is used to evaluate CRR due to differences between the sub-windings voltages compared123
to ordinary winding case. Models are equivalent when |u1| = |u2| = VDC and |u0| = 2 ·VDC. Resulting124
current shapes are shown in Figure 5a. VDC is the DC-link voltage associated to inverters supplying125
sub-windings. DC-link voltage associated to an ordinary winding is twice this value as shown in126
Figure 2. In identical voltage case, (Figure 5a), ∆i current ripple in each subdivided winding is equal to127
∆i0, which is:128
∆i0 =
2VDC
L0
· Ts
2
=
VDCTs
2 · L(1+ k) (6)
Considering that both sub-windings are supplied by their own independent inverters as shown in129
Figure 2b, u1 and u2 may present a time delay or a duty-cycle difference in normal operation mode.130
Indeed, the propagation time in the switch drivers may slightly differ and similarly the sub-windings131
discrepancies may induce a little duty-cycle difference to substantially equalise both average currents.132
These two different aspects are investigated through a basic inductive model represented in Figure 4b.133
(a)
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This work aims to provide a consistent model in terms of current ripple evaluation and
high-frequency additional power loss assessment in the specific context of interactions between
sub-windings operating in the new fractionated motor drive. The paper structure is as follows: Section 1
introduces the scientific and technological contexts leading to winding subdivision and considers
them in a wider approach of multiphase drive and winding reconfiguration. This introductory section
highlights the critical importance of addressing current ripple estimation and power losses assessment
of the original structure under study. Section 2 uses a first basic inductive model to investigate the
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effect of the differential mode between voltage applied to the sub-windings. To enhance the first model,
Section 3 takes a frequency approach based on a wide band admittance measurement. It enables
to get a more specific analysis of current ripples and high-frequency power losses under real PWM
voltages. In Section 4, these theoretical developments are tested using an experimental setup made of
two independent inverters supplying two subdivided windings located in the same magnetic core.
The experimental protocol is fully described and the related results are commented; they validate
the trends identified by the analytical study. In section 5 the findings of this comprehensive study
are placed in the proper perspective of the studied motor drive architecture. It highlights the scope
of the present findings and shows all the important parameters required to evolve from a proof of
concept to a first prototype. Finally, conclusions summarising key points are presented in Section 6
and complemented by perspectives on future work.
2. Current Ripple Assessment
2.1. Defaults in Winding Subdivision Use
Two windings from the same phase located in one common stator tooth are considered. They result
in subdividing a winding of an ordinary electrical machine in two windings with the same number of
turns (Figure 3). The airgap influence on electrical disparities between both windings is not considered
in this initial study. The aim of this section is to assess the impact of the winding subdivision concept
on the winding current ripple using standard PWM voltages. As the studied innovative concept
consists in splitting a standard winding into several sub-windings, the adopted performance criterion
is named the Current Ripple Ratio CRR, and defined as:
CRR =
∆i
∆i0
(1)
where ∆i is the current ripple in the subdivided case (Figure 4b) and ∆i0 is the current ripple in a
classical architecture (Figure 4a). In order to compare ordinary and subdivided topologies, the magnetic
core and the fundamental PWM frequency Fs = 1/Ts are fixed. The comparison is made during a
single switching period. The winding are supposed to be in a no-load motor configuration as this
is the worst case in terms of current ripple, as the magnitude of voltages applied to windings are
not decreased by the electromotive force. The magnetic circuit polarisation due to the low-frequency
current component is not taken into account because its impact on current ripple is similar in both
topologies. The purpose of the study is precisely to understand how the new windings supply impacts
the current waveforms and to assess the relative shapes.
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where k is the coupling factor between two windings. This system relates voltages to current slope as:117
d
dt
i1
i2
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This model suggests the relationship between a classical winding configuration (Figure 4a) and a118
fractioned combination (Figure 4b) excited by two identical voltages (u1 = u2):119
u0 = L0 · di0dt and (u1 + u2) = L(1+ k) ·
d(i1 + i2)
dt
(4)
From power electronics point of view, u0 = (u1 + u2) because a subdivided winding requires half120
initial voltage (Figure 2) and from machiner point of view, Ampere-turns are kept constant using121
i1 = i2 = i0 as total number of coil turns remains constant (Figure 3). Applied to (4), this leads to122
L0 = 2 · L · (1+ k) (5)
This relation is used to evaluate CRR due to differences between the sub-windings voltages compared123
to ordinary winding case. Models are equivalent when |u1| = |u2| = VDC and |u0| = 2 ·VDC. Resulting124
current shapes are shown in Figure 5a. VDC is the DC-link voltage associated to inverters supplying125
sub-windings. DC-link voltage associated to an ordinary winding is twice this value as shown in126
Figure 2. In identical voltage case, (Figure 5a), ∆i current ripple in each subdivided winding is equal to127
∆i0, which is:128
∆i0 =
2VDC
L0
· Ts
2
=
VDCTs
2 · L(1+ k) (6)
Considering that both sub-windings are supplied by their own independent inverters as shown in129
Figure 2b, u1 and u2 may present a time delay or a duty-cycle difference in normal operation mode.130
Indeed, the propagation time in the switch drivers may slightly differ and similarly the sub-windings131
discrepancies may induce a little duty-cycle difference to substantially equalise both average currents.132
These two different aspects are investigated through a basic inductive model represented in Figure 4b.133
(a)
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To compute an analytical expression of the Current Ripple Ratio CRR, this section considers a
basic purely inductive model of the subdivided windings. This kind of inductive model is widely used
in the study of interleaved converters [22]. In the present case, the mutual parameter is positive unlike
in the multicell converter one. In order to separate the effects related to disparities between the two
sub-coils voltages from those related to electrical discrepancies between both subdivided windings,
a symmetrical model is considered (L ≈ L1 ≈ L2). Coupled circuit described in Figure 4b leads to :u1
u2
 =
 L kL
kL L
 · ddt
i1
i2
 (2)
where k is the coupling factor between two windings. This system relates voltages to current slope as:
d
dt
i1
i2
 = 1
(1− k2)L ·
 1 −k
−k 1
 ·
u1
u2
 (3)
This model suggests the relationship between a classical winding configuration (Figure 4a) and a
fractioned combination (Figure 4b) excited by two identical voltages (u1 = u2):
u0 = L0 · di0dt and (u1 + u2) = L(1+ k) ·
d(i1 + i2)
dt
(4)
From power electronics point of view, u0 = (u1 + u2) because a subdivided winding requires
half initial voltage (Figure 2) and from machiner point of view, Ampere-turns are kept constant using
i1 = i2 = i0 as total number of coil turns remains constant (Figure 3). Applied to (4), this leads to
L0 = 2 · L · (1+ k) (5)
This relation is used to evaluate CRR due to differences between the sub-windings voltages
compared to ordinary winding case. Models are equivalent when |u1| = |u2| = VDC and |u0| = 2 ·VDC.
Resulting current shapes are shown in Figure 5a. VDC is the DC-link voltage associated to inverters
supplying sub-windings. DC-link voltage associated to an ordinary winding is twice this value as
shown in Figure 2. In identical voltage case, (Figure 5a), ∆i current ripple in each subdivided winding
is equal to ∆i0, which is:
∆i0 =
2VDC
L0
· Ts
2
=
VDCTs
2 · L(1+ k) (6)
Considering that both sub-windings are supplied by their own independent inverters as shown
in Figure 2b, u1 and u2 may present a time delay or a duty-cycle difference in normal operation mode.
Indeed, the propagation time in the switch drivers may slightly differ and similarly the sub-windings
discrepancies may induce a little duty-cycle difference to substantially equalise both average currents.
These two different aspects are investigated through a basic inductive model represented in Figure 4b.
In both cases, namely time delay and duty-cycle difference, the current ripple is computed in order to
evaluate CRR induced by the independent control of the sub-windings.
2.2. Delay
This part details the CRR expression while the single voltages face a relative delay which, by
definition, does not occur in the standard case (Figure 4a). Two centred PWM characterised by a
similar duty cycle are considered: the study is limited to the worst case consisting in α1 = α2 = 0.5.
Considering the fact that the propagation time in each driver may present disparities, a time delay τ
between the sub-windings voltages may appear as depicted in Figure 5b. When such a delay occurs,
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four time domains {D1, D2, D3, D4} may be distinguished during one switching period. For each
domain, the related current slope is computed with (3) and their values are summarised in Table 1.
Table 1. Voltage and current slope under a delay.
D1 D2 D3 D4
u1 +VDC +VDC −VDC −VDC
u2 −VDC +VDC +VDC −VDC
di1
dt
VDC
L(1− k)
VDC
L(1+ k)
−VDC
L(1− k)
−VDC
L(1+ k)
di2
dt
−VDC
L(1− k)
VDC
L(1+ k)
VDC
L(1− k)
−VDC
L(1+ k)
Following these current evolutions, i1 and i2 shapes are shown in Figure 5b. Obvisouly both
windings face an additional current ripple when a time delay occurs. Differential mode u1 = −u2
induced during D1 and D3 leads to a high current slope in both windings. Consequently, current
shapes are modified compared to the standard synchronised case (Figure 5a); i2 is in phase opposition
with u2 while i1 and u1 are in phase accordance. It demonstrates a new and adverse power flow from
the first to the second winding. This power flow between sub-windings is an unwanted side effect in
a motor context as it only causes additional losses in the conductors. In this way, this suggests that
the control system has to synchronise the sub-windings voltages in order to avoid any differential
mode induced by a time delay. Nevertheless, a residual slight delay may appear which clearly relies
on technological aspects. To assess the minimum–maximum acceptable delay range, CRR is computed
regarding
( |τ|
Ts
)
dimensionless ratio. Deriving from Figure 5b and Table 1, the current ripple due to a
voltage delay is:
∆i =
VDC · ((1− k)Ts + 4k |τ|)
2L(1− k2) (7)
∆i = VDC ·
[
Ts
2L(1+ k)
+
4k |τ|
2L(1− k2)
]
(8)
Obviously, the minimum value of ∆i corresponds to the standard case ∆i0 (6). Therefore, it derives:
∆i = ∆i0 +
VDC
2L(1+ k)
· 4k |τ|
(1− k) (9)
Finally, CRR due to the time delay between subdivided voltages is expressed as:
CRR =
(
∆i
∆i0
)
= 1+
4k
(1− k) ·
( |τ|
Ts
)
(10)
Equation (10) establishes a mathematical relationship between relative delay and current ripple
rise based on a single parameter, namely k the coupling factor between both sub-coils. Equation (10)
shows that, in switching frequency range, having a low coupling factor lowers current ripple rise.
This limits the impact of the voltages delay on CRR. Conversely, at low range frequencies the sub-coils
leakage inductances are expected to be small in order to produce a large magnetic field in the air-gap
leading to a coupling factor close to 1 (at this frequency range, i.e., from 0 Hz to hundreds of Hz).
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CRR =
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∆i
∆i0
)
= 1+
4k
(1− k) ·
( |τ|
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Equation 10 establishes a mathematical relationship between relative delay and current ripple rise159
based on a single parameter, namely k the coupling factor between both sub-coils. (10) shows that,160
in switching frequency range, having a low coupling factor lowers current ripple rise. This limits161
the impact of the voltages delay on CRR. Conversely, at low range frequencies the sub-coils leakage162
inductances are expected to be small in order to produce a large magnetic field in the air-gap leading163
to a coupling factor close to 1 (at this frequency range, i.e. from 0 Hz to hundreds of Hz).164
Section 4 shows that the coupling factor of two adjacent sub-coils is roughly 0.9 at frequencies165
around 25kHz in the studied proof of concept instance. Supposing winding subdivision concept is166
regarded as acceptable for a current ripple rise lower than 10% (i.e. CRR = 1.1), sub-coils voltages167
should not present a delay higher than τ = 110ns. It is highly reasonable to consider that power168
switches drivers propagation time discrepancies are lower than 50ns. Hence, present technology169
clearly guarantees a time delay of less than 110ns. Therefore, residual technological delay appearing170
between voltages is not a problem in the validation of winding subdivision concept.171
2.3. Duty-cycle Difference172
As current slaving in both coils may be different because of their electrical parameters disparities,173
it is now assumed that the duty-cycles applied to each converter may differ. Similarly to delay study,174
duty-cycles difference doesn’t occur in the standard case (Figure 4a). Purely inductive model also175
enables to investigate the impacts of duty-cycles difference on CRR (10) while supposing τ = 0.176
Sub-coils voltages are depicted in Figure 6. In this case, four time domains {D1, D2, D3, D4} appear177
during one switching period. For each domain, the related current slope is computed using (3)178
and shown in Table 2.This leads to i1 and i2 waveforms represented in Figure 6. Based on the179
purely inductive model, voltages may present non-zero average values causing sub-coils currents180
to diverge. As this section focuses on current ripple, low frequency current evolutions (11) are181
suppressed to exclusively capture high-frequency current component i˜1 and i˜2. Technically, low182
frequency current component converges to a permanent value of current related to windings resistance183
and high-frequency component corresponds to steady state behaviour. This is experimentally verified184
in Section 2.3.185
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Section 4 shows that the coupling factor of two adjacent sub-coils is roughly 0.9 at frequencies
around 25 kHz in the studied proof of concept instance. Supposing winding subdivision concept is
regarded as acceptable for a current ripple rise lower than 10% (i.e., CRR = 1.1), sub-coils voltages
should not present a d lay higher than τ = 110 ns. I is highly r asonable to co sider that power
switches drivers propagation time discrepancies are lower than 50 ns. Hence, present technology
clearly guarantees a time delay of less than 110 ns. Therefore, residual technological delay appearing
between voltages is not a problem in the validation of winding subdivision concept.
2.3. Duty-Cycle Difference
As c rrent slaving in both coils may be differe t beca se of the r electrical parameters disparities,
it is now assumed that the duty-cycles applied to each conv rter may differ. Similarly to delay
study, duty-cycles difference doesn’t occur in the standard case (Figure 4a). Purely inductive model
also enables to investigate the impacts of duty-cycles difference on CRR (1) while supposing τ = 0.
Sub-coils voltages are depicted in Figure 6. In this case, four time domains {D1, D2, D3, D4} appear
during one switching period. For each domain, the related current slope is computed using (3) and
shown in Table 2.
Table 2. Voltage and current slope under a duty-cycle difference.
D1 D2 D3 D4
u1 −VDC −VDC +VDC −VDC
u2 −VDC +VDC +VDC +VDC
di1
dt
−VDC
L(1+ k)
−VDC
L(1− k)
VDC
L(1+ k)
−VDC
L(1− k)
di2
dt
−VDC
L(1+ k)
VDC
L(1− k)
VDC
L(1+ k)
VDC
L(1− k)
This leads to i1 and i2 wavef ms represente in Figure 6. Based on the pur ly inductive model,
voltages may present non-zero average values causing sub-coils currents to diverge. As this section
focuses on current ripple, low frequency current evolutions (11) are suppressed to exclusively capture
high-frequency current component i˜1 and i˜2. Technically, low frequency current component converges
to a permanent value of current related to windings resistance and high-frequency component
corresponds to steady state behaviour. This is experimentally verified in Section 2.3.
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CRR =
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Using (3) and knowing that average voltages are u1BF = VDC · (2α1− 1) and u2BF = VDC · (2α2− 1),
low frequency currents waveforms can be derived as:
di1BF
dt
=
VDC
(1− k2)L · [2(α1 − kα2)− (1− k)]
di2BF
dt
=
VDC
(1− k2)L · [2(α2 − kα1)− (1− k)]
(11)
Subtracting the low frequency component (11) to the global current estimated from inductive model
(Table 2) leads to extract high-frequency current ripple during each time domain {D1, D2, D3, D4}
(12). As both windings are considered symmetrical, the current ripple is simply computed in the first
winding. In α1 < α2 case sp cific phases D1 and D3 last (1− α2)Ts and α1Ts, respectively. The related
current ripple can be writ en as:
(∆i1)D1 =
∣∣∣∣∣
(
di1
dt
− di1BF
dt
)
D1
∣∣∣∣∣ · (1− α2)Ts = 2VDCL(1+ k) ·
∣∣∣∣α1 − kα21− k
∣∣∣∣ · (1− α2)Ts
(∆i1)D3 =
∣∣∣∣∣
(
di1
dt
− di1BF
dt
)
D3
∣∣∣∣∣ · α1Ts = 2VDCL(1+ k) ·
∣∣∣∣1− α1 − kα21− k
∣∣∣∣ · α1Ts
(12)
with fk(α1, α2) =
α1 − kα2
1− k et ∆i0 =
VDCTs
2 · L(1+ k)
(∆i1)D1 = ∆i0 · | fk(α1, α2)| · 4(1− α2)
(∆i1)D3 = ∆i0 · |1− fk(α1, α2)| · 4α1
(13)
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∆i1 = max
(
∆i1|D1 ,∆i1|D3
)
(14)
Finally, in the α1 < α2 case, CRR in first winding is computed as
CRR =
∆i1
∆i0
= max
 | fk(α1, α2)| · 4(1− α2)
|1− fk(α1, α2)| · 4α1
 (15)
and when α1 > α2, with
CRR =
∆i1
∆i0
= max
 | fk(α1, α2)| · 4(1− α1)
|1− fk(α1, α2)| · 4α2
 (16)
CRR in the first winding is easily calculated for any combination of duty-cycles and the results are
shown as a color map in Figure 7 for k = 0.9. Black dotted line shows a current ripple increase of +10%.
The closer this line is from diagonal α1 = α2 the more the structure is constrained in terms of duty-cycle
differences. Harsh constrains appear around α1 = 0.50 (Figure 7). Current ripple rise is higher than
10% if duty-cycle difference reaches 0.005. The current controls have to manage to limit the duty-cycles
difference between each inverter below this critical value. Ensuring that the duty-cycles difference
remains below 0.005 enables to safely exploit the studied architecture degrees of freedom and limit the
additional current ripple below the 10% chosen limit. This 0.005 value is consistent with an at least 8-bit
duty-cycle quantification. Indeed, duty-cycle differences can be used to equalise both low-frequency
currents components without inducing more than a 10% rise of high-frequency current ripple. Purely
inductive model gives a pertinent estimation of delay and duty-cycle consequences. It also provides an
analytical expression of the current ripple rise induced by winding subdivision concept. Technological
delay does not induce more than 10% rise of current ripple. Under the same limit, duty-cycle can
be used to balance average currents in subdivided windings as the duty-cycle quantum is under the
maximum duty-cycle difference. Nonetheless, this model omits several phenomena, such as parasitic
capacitance or losses in conductors and magnetic materials. In order to compute high-frequency
losses and improve current estimation, another model has to be considered. As explained in Section 1,
finite elements methods require high compute time consumption, therefore, frequency resolution is
considered.
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Figure 7. Color map of current ripple ratio CRR for different duty-cycle values α1 and α2 under k = 0.9.
Black line shows 10% current ripple rise limit.
3. Current Ripple Estimation from Admittance Measurements215
3.1. Current Harmonics Computation216
In previous section, the basic inductive model represented in Figure 4b is employed through (3)217
in previous section but it can also be represented in a spectral way through its admittance matrix:218
Y =
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1
j(1− k2)Lω
−k
j(1− k2)Lω
−k
j(1− k2)Lω
1
j(1− k2)Lω
 (17)
Technically, two autonomous inverters provide a PWM voltage to each subdivided windings. The219
voltages u1 and u2 represented in Figure 5b or 6 are periodic with a switching frequency Fs = 25kHz.220
Considering each n order harmonic of these voltages U1n and U2n enables to compute a spectral221
estimation of each n order current harmonic Iˆ1n and Iˆ2n according to the admittance matrix (17).222
Indeed, the admittance matrix of the n order pulsation ωn permits to link directly the n order voltage223
harmonic to the n order current one:224  Iˆ1n
Iˆ2n
 =
Y11(ωn) Y12(ωn)
Y21(ωn) Y22(ωn)
 ·
U1n
U2n
 (18)
Finally, the subdivided windings currents can be estimated by adding each harmonic contribution.225
The admittance matrix in (17) corresponds to purely inductive model. This model neglects the resistive226
behaviour of conductors at switching frequency range, among other things. Therefore, it has to be227
supplemented by an electrical characterisation. The aim of the following subsection is to establish this228
matrix on admittance measurements conducted on a practical device in order to refine knowledge229
of actual windings electrical behaviour. The inductive model and the one based on the admittance230
measurements are compared through the same method detailed in (18).231
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3. Current Ripple Estimation from Admittance Measurements
3.1. Current Harmonics Computation
In previous section, the basic inductive model represented in Figure 4b is employed through (3)
in previous section but it can also be represented in a spectral way through its admittance matrix:
Y =

1
j(1− k2)Lω
−k
j(1− k2)Lω
−k
j(1− k2)Lω
1
j(1− k2)Lω
 (17)
Technically, two autonomous inverters provide a PWM voltage to each subdivided windings.
The voltages u1 and u2 represented in Figure 5b or Figure 6 are periodic with a switching frequency
Fs = 25 kHz. Considering each n order harmonic of these voltages U1n and U2n enables to compute a
spectral estimation of each n order current harmonic Iˆ1n and Iˆ2n according to the admittance matrix (17).
Indeed, the admittance matrix of the n order pulsation ωn permits to link directly the n order voltage
harmonic to the n order current one: Iˆ1n
Iˆ2n
 =
Y11(ωn) Y12(ωn)
Y21(ωn) Y22(ωn)
 ·
U1n
U2n
 (18)
Finally, the subdivided windings currents can be estimated by adding each harmonic contribution.
The admittance matrix in (17) corresponds to purely inductive model. This model neglects the resistive
behaviour of conductors at switching frequency range, among other things. Therefore, it has to be
supplemented by an electrical characterisation. The aim of the following subsection is to establish this
matrix on admittance measurements conducted on a practical device in order to refine knowledge
of actual windings electrical behaviour. The inductive model and the one based on the admittance
measurements are compared through the same method detailed in (18).
3.2. Admittance Matrix Measurements
In (18), two types of terms have to be detailed. The diagonal terms can be directly measured
with a 1-port Impedance Analyser as, for example Y11 = (I1/U1)U2=0 requires current and voltage on
the same winding. Nevertheless, trans-admittance terms like Y12 = (I1/U2)U1=0 cannot be provided
by this measuring instrument as current and voltage are not measured in the same winding. In this
part, possible measures are detailed and then, the derived computation of trans-admittance terms is
also explained.
A practical device is built in order to test a proof of concept and validate subdivided windings
modelling detailed in Section 2. This device is composed of two 20-turn windings wound around a
laminated steel magnetic circuit without airgap as shown in Figure 8a. Lack of airgap moves away
from the electric machine context but it provides two windings with similar electrical properties at
switching frequency range enabling to exclusively focus on how voltages time delays and duty-cycles
differences may impact sub-coils currents ripples. Once the practical device had been created, small
signals impedance measurements are carried out using a Keysight E4990A Impedance analyser. These
are convenient, harmless and provide information on the device electrical properties over a wide
frequency range. For each winding p, while other winding q is opened
(
Yp
)
iq=0
=
(
Ip/Up
)
Iq=0
(dotted lines in Figure 9a) or short-circuited Ypp =
(
Ip/Up
)
Uq=0
, 1600 admittance measures are
performed from the switching frequency Fs = 25 kHz up to 40 MHz corresponding to the one thousand
six hundredth harmonic.
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Figure 8. Symmetrical model with 20-turns windings around magnetic circuit without airgap. (a)
Theoretical model, (b) Practical device.
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possible measures are detailed and then, the derived computation of trans-admittance terms is also237
explained.238
A practical device is built in order to test a proof of concept and validate subdivided windings239
modelling detailed in Section 2. This device is composed of two 20-turn windings wound around240
a laminated steel magnetic circuit without airgap as shown in Figure 8a. Lack of airgap gets off the241
electric machine context but it provides two windings with similar electrical properties at switching242
frequency range enabling to exclusively focus on how voltages time delays and duty-cycles differences243
may impact sub-coils currents ripples. Once the practical device is realised, small signals impedance244
measurements are carried out using a Keysight E4990A Impedance analyser. They are convenient,245
harmless and provide information on the device electrical properties over a wide frequency range. For246
each winding p, while other winding q is opened
(
Yp
)
iq=0
=
(
Ip/Up
)
Iq=0
(dotted lines in Figure 9a)247
or short-circuited Ypp =
(
Ip/Up
)
Uq=0
, 1600 admittance measures are performed from the switching248
frequency Fs = 25kHz up to 40MHz corresponding to the one thousand six hundredth harmonic.249
Figure 9a shows that both windings are nearly identical for frequency under 5MHz. Thus, it is250
assumed that symmetry hypothesis is verified for this practical device. Nonetheless, cross-coupling251
terms cannot be directly measured. Based on the real measurements (Figure 9a), only the product of252
Y12 and Y21 can be estimated with any of the following equivalent relations:253
(Y12 ·Y21)1 =
[
Y11 − (Y1)i2=0
]
·Y22 or (Y12 ·Y21)2 =
[
Y22 − (Y2)iq=1
]
·Y11 (19)
As admittance matrix is symmetrical, it derives254
Y12 = Y21 = ±
√
〈Y12 ·Y21〉1,2 (20)
Sign of Y12 = Y21 is chosen with respect to coupling sign convention represented in Figure 4b. Note255
that direct trans-admittance measurements using Network Analyser and current probe can also be256
considered as in [23] for non-symmetrical matrices.257
Figure 9b shows the admittance matrix terms computated for coupled inductors sharing the258
same laminated circuit without any airgap as described in Figure 8a. This term contains information259
about inductance value dispersion on a wide frequency range. A resonance appears on both windings260
around 10MHz indicating a parasitic capacitance of sub-coils. As this measurements are used for261
(a)
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Figure 9. (a) A mittance measurements leading to (b) the terms of admittance matrix for 20-turns
windings around magnetic circuit without airgap.
Figure 9a shows that both windings are nearly identical for frequency under 5 MHz. Thus, it
appears that the sy etry hypothesis is verified for this practical device. Nonetheless, cross-coupling
terms cannot be directly measured. Based on the real measurements (Figure 9a), only the product of
Y12 and Y21 can be estimated with any of the following equivalent relations:
(Y12 ·Y21)1 =
[
Y11 − (Y1)i2=0
]
·Y22 or (Y12 ·Y21)2 =
[
Y22 − (Y2)i1=0
]
·Y11 (19)
As admittance matrix is symmetrical, it derives
Y12 = Y21 = ±
√
〈Y12 ·Y21〉1,2 (20)
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Sign of Y12 = Y21 is chosen with respect to coupling sign convention represented in Figure 4b.
Note that direct trans-admittance measurements using Network Analyser and current probe can also
be considered as in [23] for non-symmetrical matrices.
Figure 9b shows the admittance matrix terms computated for coupled inductors sharing the
same laminated circuit without any airgap as described in Figure 8a. This term contains information
about inductance value dispersion on a wide frequency range. A resonance appears on both windings
around 10 MHz indicating a parasitic capacitance of sub-coils. As this measurements are used for
current ripple estimation and power loss computing, only values corresponding to harmonic of a
lower order than 200 (i.e., 5 MHz) are selected in order to guarantee symmetry hypothesis and to
simplify the computation. Indeed, main part of losses is due to current harmonic under 1 MHz with
an uncertainty of 0.1%.
3.3. Comparison of Estimated Current Shape
The measurements presented above are now used to estimate the current ripple during a switching
period. The related results are compared with the compared ones provided by the alternative basic
inductive model. Figure 10 shows in dashed lines the current shapes obtained with the inductive
model described in Figure 4b. The inductive model is based on inductance and coupling factor values
measured at switching frequency Fs = 25 kHz : L = 190 µH and k = 0.91. These current shapes are
compared to the estimated ones using all harmonics contribution between 50 kHz to 1 MHz according
to (18).
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Figure 10. Comparison between purely inductive and admittance (Y) based models, Fs = 25 kHz.
(a) Delay case, (b) Duty-cycle difference case.
In both current shapes presented in Figure 10a, the chosen delay is not realistic compared to the
practical desynchronisation that may occur using modern technologies (i.e., τ = 50 ns). Nevertheless,
this delay shows significant impacts on the current ripple and permits to easily compare both models.
Specifically, a power flow from the first to the second sub-windings illustrates useless high-frequency
additional losses that the proposed architecture must face. It appears through the fact that i2 is opposed
to u2 whereas u1 and i1 are in phase. This experimental result confirms the expected phenomenon
presented in Figure 5b using the theoretical inductive model (Section 2.2). Figure 10b validates also
currents waveforms predicted by inductive model in case of voltages duty-cycles differences among
applied voltages. In both configurations, namely time delay or duty-cycles differences, the estimated
current waveform based on admittance model is linear during differential mode, corresponding
to u1 = −u2, and follows exponential branches during common mode, corresponding to u1 = u2.
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Because of positive coupling between both sub-windings, the equivalent inductance is low during the
differential mode phase leading to fast linear current evolution. On the other hand, during common
mode phases, the current evolution is slower and follows exponential branches. In this common mode
phases, sub-windings present a higher inductance than differential mode whereas conductor resistance
is unchanged.
These comments support the findings described using the basic inductive model while
offering more precise information on the actual current waveform. This current ripple estimation
based on the admittance measurements also permits to compute extra-losses due to the voltages
differences. The estimated losses are then interpreted in the next section through a comparison with
measured losses.
4. PWM-Induced Current Ripple: Experimental Validation and Losses Estimation
4.1. Experimental Setup
In order to validate the proposed current estimation method, an experimental system is set up.
This experimental device (Figure 8b) consists in two four-quadrant fast switching IGBT inverters
which independently supply two-coils wound around the same magnetic core. Both inverters are
connected to the same DC low voltage bus (Figure 11). An Arduino card provides control signals
for both inverters in order to supply the two sub-windings with voltages similar to the theoretical
waveforms presented in Figure 5b or Figure 6. The switching frequency is set to 25 kHz and the
time resolution of the delay between both control signals is 0.1 µs. As far as voltages u1 and u2 are
concerned, the microcontroller enables to control their time delay and their duty-cycles difference. The
low DC-link voltage is provided by a stabilised power supply. Its value is chosen considering that, in
electric machine context, a 1T induction varying at 500 Hz in the chosen magnetic core would induce
a 20 V EMF in the 20-turn sub-windings. Therefore, the power supply regulates DC-link voltage to
a 20 V value. Two current sensors measure each sub-winding current. The voltage is also measured
at each winding terminal. The four resulting signals are sampled at 20 MHz by an oscilloscope and
processed using a Python routine.
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Figure 11. Experimental Setup.
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values, namely a voltage magnitude forty times lower than the one generated by the PWM inverters.315
Non-linearity causes the admittance matrix to depend on the voltage magnitude and must explain316
observed deviations.317
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experiment since time delays are deliberately set to a much higher than the expected ones (Section 2).322
Symmetrical configuration represented by the practical device without airgap is tested. In case where323
u2 presents a 2µs delay with u1, has shown in Figure 13a, power flowing from winding 1 to winding 2324
is also visible on the magnitude of each voltage. Although, the DC-link voltage is regulated to 20V,325
u2 presents a higher continuous value (21 22V) whereas u1 maximum continuous value is slightly326
lower than 20V. This imbalance in DC voltage inverters inputs values is a consequence of the described327
adverse power flow; it is a consequence of the actual unavoidable resistive connections of the DC-bus.328
The use of a symmetrical model proves that this imbalance is only due to the delay between voltages.329
Figures 13a and 13b show that during the phase where u1 = −u2, voltages measured at the330
winding terminals drops by 5V compared to the DC-bus voltage because connections impedances331
are no longer negligible compared to the device impedance. This is so because the coupled inductors332
have low inductance in differential mode as shown in Table 1. At 25 kHz, the device under test333
presents a 20µH inductance which is almost in same order of magnitude than connections parasitic334
inductance. This effect tends to minimise the impact of the delay on the current ripple rise compared335
to the theoretical predictions (10) but it is taken into account in the above estimation.336
Figure 11. Experi ental Setup.
First, the inverters feeding both windings are synchronised. Voltages and currents measured
on the device under test are shown in Figure 12. The harmonics of the measured voltages are used
in (18) to estimate the sub-windings currents which requires a precise knowledge of the admittance
matrix. This measured current waveforms have similar shapes than the ones predicted using the
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frequency model (Section 2) but with lower magnitude. This can be explained by the fact that the
admittance measurements are carried out with a impedance meter and hence using low voltage
values, namely a voltage magnitude forty times lower than the one generated by the PWM inverters.
Non-linearity causes the admittance matrix to depend on the voltage magnitude and must explain
observed deviations.
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Figure 12. Current and voltage measurements with synchronous control signals. The dotted line shows
the estimate current waveforms.
4.2. Delay Study
After having validated the contrast between estimated and measured currents in a synchronised
case, time delay effect is investigated. Section 2.2 has shown a transfer from the winding whose voltage
is in phase advance with respect to the other. This phenomenon is particularly noticeable in practical
experiment since time delays are deliberately set to a much higher than the expected ones (Section 2).
A symmetrical configuration represented by the practical device without airgap is tested. In case
where u2 presents a 2 µs delay with u1, has shown in Figure 13a, power flowing from winding 1 to
winding 2 is also visible on the magnitude of each voltage. Although, the DC-link voltage is regulated
to 20 V, u2 presents a higher continuous value (21–22 V) whereas u1 maximum continuous value is
slightly lower than 20 V. This imbalance in DC voltage inverters inputs values is a consequence of
the described adverse power flow; it is a consequence of the actual unavoidable resistive connections
of the DC-bus. The use of a symmetrical model proves that this imbalance is only due to the delay
between voltages.
Figure 13a,b show that during the phase where u1 = −u2, voltages measured at the winding
terminals drops by 5 V compared to the DC-bus voltage because connections impedances are no longer
negligible compared to the device impedance. This is so because the coupled inductors have low
inductance in differential mode as shown in Table 1. At 25 kHz, the device under test presents a
20 µH inductance which is almost in same order of magnitude than connections parasitic inductance.
This effect tends to minimise the impact of the delay on the current ripple rise compared to the
theoretical predictions (1) but it is taken into account in the above estimation.
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Figure 13. Current and voltage measurements with (a) 2µs delayed control signals, (b) α1 = 0.50 and
α2 = 0.60.
4.3. Duty-Cycle Discrepancies
Admitting that the control signals are now synchronised, the duty-cycles difference is henceforth
investigated. The configuration for which α2 is higher than α1 is presented in Figure 13b. The average
value of u2 is positive, so i2 evolves around a continuous average value of 3 A whereas i1 is centred
around 0 A. The average value of i2 is suppressed in order to only visualise its current ripple.
The estimated and measured currents are depicted in Figure 13b; they show some disparities but
current shapes are similar in both differential and common modes. The windings currents average
values induce a magnetic circuit polarisation that must change admittance matrix terms. A thermal
drift also occurs when continuous average currents are maintained which subsequently also alter these
terms. These phenomena are not taken into account in the present study. These aspects introduce some
inconsistencies between estimations and measurements.
4.4. Losses Estimation
Based on the current and voltage measurements, losses Pmeasure occurring within experimental
device are calculated as showed in (21).
Pmeasure =
1
Ts
∫ Ts
0
(u1(t) · i1(t) + u2(t) · i2(t))dt (21)
It can be compared to Pestimation (22) resulting by adding up all the individual harmonic losses
estimated from the admittance measurements and the spectral decomposition of the measured voltages.
Pestimation = <
(
∞
∑
n=1
[
U1n · Iˆ∗1n +U2n · Iˆ∗2n
])
(22)
where Upn is the n-order complex voltage harmonic from up spectral decomposition measured at
winding p terminals and Iˆpn is the n-order complex current harmonic estimation in the sub-coil p.
The losses based on the measured electrical variables are compared with the estimated losses
computed by injecting the PWM voltage waveform in the frequency model. The comparative results
are shown in Figure 14. In the same way as in Section 3.3, the chosen delay is not realistic compared to
the practical desynchronisation that may occur using modern technologies. The expected technological
delay is shown as a light grey area in Figure 14a, by using the value calculated in accordance with
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the methodology lai down in Section 2.2. In the case of duty-cycle differences, the comparison is
made for duty-cycle differences values that are higher than the limit fixed in Section 2.3. This limit is
represented by a light grey area in Figure 14b and corresponds to the degrees of freedom range that
can be used to balance the low-frequency currents in each sub-windings. In any case, the estimated
losses are roughly 25% higher than the measured ones. As previously explained, these inconsistencies
must be related to non-inclusion of thermal aspect and magnetic circuit polarisation phenomenon in
the proposed estimation method. System non-linearity causes low voltage admittance measurements
to differ from its actual value. Finally, losses comparison shows that the estimation based on the
admittance measurements can be corrected by a proper normalisation. By multiplying admittance
magnitude by 0.7, the corrected estimation losses are close to measured losses. With this correction
factor, the model based on the admittance measures provides a reliable and effective tool for current
ripple estimation and high-frequency power losses assessment in the context of subdivided windings.
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Figure 14. Estimated, Estimated after correction and Measured Losses under (a) delay and (b)
duty-cycle difference.
5. Discussion
The concept of subdividing stator winding [14] is presented in Section 1. On the basis of this
innovative principle, the DC-link voltage can be significantly lowered and the combination of several
inverters with their relative sub-windings provides a more even PWM voltage distribution than in
the classic single-winding–single-inverter combination. Hence, the new configuration should largely
reduce the ageing of machine dielectric insulating materials which are extremely impacted at the coil
ends by even distribution of dv/dt in standard architectures. Moreover lower voltages throughout the
electric drive enables safer maintenance operations and reduces integration constraints.
In addition to these positive effects, the novel studied architecture offers new degrees of freedom
since each sub-winding can now be independently controlled. Considering two sub-coils located in the
same stator slot, this degree of freedom has to be carefully managed since, by design, the two adjacent
coils are highly magnetically coupled. The present study examines the new requirements for the
inverter and its associated control system to ensure that they respect these physical constraints. A high
degree of control precision is required, which is particularly difficult to achieve considering a single
switching period. All other things being equal, the current study demonstrates that actual technological
devices permit to follow the essential requirements and allow to operate the new architecture safely.
Obviously, the studied architecture distributes the global power to several small inverter-sub-coil
combinations and consequently leads to consider wide-bandgap techology switches such as GaN
transistors. They allow to use higher switching frequencies and generate higher dv/dt. Consequently,
regarding these new parameters, the problem should be reconsidered on the basis of the present
methodology. Addressing this more general issue will enable to tackle the global optimisation of
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the studied architecture, that is to determine the three optimal parameters, namely the number of
fractionation n, the PWM frequency Fs and the power switch technology.
This perspective clearly shows that the reported work is a necessary step to ensure the
technological feasibility of this subdivided structure. It provides a good insight into the key parameters
driving the magnetic interactions in the subdivided windings at the critical switching frequency range.
To support the findings, a proof of concept is designed, implemented and extensively detailed. Some
of the system parameters are deliberately fixed. To scale up to a prototype level and address the entire
machine drive context, it is necessary to consider all possible parameters, which is the next step.
6. Conclusions
In the case of two subdivided windings, the sub-coil voltage constraints are studied using an
inductive model. With respect to this specific sub-coil and sub-inverter combination, the main issue is
related to any voltage disparities over a PWM switching period. In this case, the two key parameters
are the time offset and the duty-cycle difference between the two sub-coil voltages. Both parameters
greatly impact the currents in the sub-windings. Subsequently, the model is used to assess the
currents waveforms and to evaluate the related current ripple which is compared to that of a standard
winding-inverter topology. A theoretical approach enables to compute the maximum operating range
of both parameters in order to analyse the technical viability of the studied structure compared to the
classical one. The admissible range of the time delay between both sub-coils voltages is consistent with
current technologies used to drive power switches. The permissible duty-cycles difference range is
also compatible with the range of variation for balancing the low-frequency currents in the subdivided
windings. To further reinforce these theoretical results, the understanding of electrical phenomena in
sub-windings is improved through admittance measures providing information on its actual electrical
behaviour. The resulting method provides an accurate estimate of the current ripple and also the related
power losses. This estimation tool is validated by testing a proof of concept system combining two
subdivided coils wound around the same magnetic core and supplied by two independent inverters
with a common DC bus. The series of various voltage tests confirms the theoretical findings. In most
cases, the proposed method of the current waveform estimation provides a reliable model to represent
interaction between sub-windings and will help to give a good insight of the winding subdivision
concept. However the symmetrical modelling of subdivided windings does not represent properly the
effect of the air-gap in the context of an electrical machine. To take the analysis one step further, the
ongoing work is to extend the present study to the case of asymmetrical windings.
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